

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 01-270683

(43)Date of publication of application : 27.10.1989

(51)Int.Cl.

G01R 31/28

G06F 11/22

H01L 21/66

H01L 27/04

(21)Application number : 63-100510

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 22.04.1988


(72)Inventor : MAENO HIDESHI

(54) SEMICONDUCTOR INTEGRATED CIRCUIT

(57)Abstract:

PURPOSE: To unnecessitate an increase of terminals for receiving a clock signal from outside, by giving the clock signal selectively to a shift register specified by a specification signal.

CONSTITUTION: First a scan path 1 to give a clock signal $\phi_{iv};2$ to a register is specified. Concretely, a specification signal S_s is given to a serial input terminal 4 and a register 12 stores the signal in response to clock signals $\phi_{iv};1$ and $\phi_{iv};3$. When the signal $\phi_{iv};2$ is given only to the scan path 1 connected to a circuit block 2a, for instance, the specification signal S_s is given so that a shift register 12a outputs a voltage of high level. By giving the signals $\phi_{iv};1$ and $\phi_{iv};2$ after the specification, the signal $\phi_{iv};2$ is given to the specified scan path 1 and a test data signal S_t is inputted. Since the scan path 1 connected to another circuit block is not given the clock signal, only the desired scan path 1 can be made to operate selectively.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]